

yeemichan@gmail.com | [My Account](#) | [Sign out](#)[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Local](#) [more »](#)

reduce + power consumption + increase + cl

[Advanced Search](#)  
[Preferences](#)**Web** Results 1 - 10 of about **9,370,000** for **reduce + power consumption + increase + clock**. (0.49 seconds)Atmel Corporation

The superior throughput of the AVR32 core **reduces** the number of **clock** cycles required and hence **reduces power consumption**. In addition, the AVR32 is ...

[www.atmel.com/dyn/corporate/view\\_detail.asp?ref=&](http://www.atmel.com/dyn/corporate/view_detail.asp?ref=&FileName=AVR32bit_long_2_14.html&SEC_NAME=Product)

FileName=AVR32bit\_long\_2\_14.html&SEC\_NAME=Product - 27k -

[Cached](#) - [Similar pages](#)

AnandTech: Intel's Pentium Extreme Edition 965: The Last of a ...

With no **clock** signal, none of the logic in the chip will do anything and thus **power consumption** is **reduced**. Performance is also significantly **reduced**; ...

[www.anandtech.com/cpuchipsets/showdoc.aspx?i=2725](http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2725) - 49k - Apr 16, 2006 -

[Cached](#) - [Similar pages](#)

BDTI - Low Power Programmable DSPs

A **clock** divider **reduces** the processor's **clock** rate by a programmable factor. This in turn **reduces** the processor's execution rate and **power consumption**. ...

[www.bdti.com/articles/info\\_icspat94lowpower.htm](http://www.bdti.com/articles/info_icspat94lowpower.htm) - 21k - [Cached](#) - [Similar pages](#)

Inside DSP | Inside DSP on Low Power: Designing Low-Power Signal ...

In addition, **clock** frequencies are continually increasing in order to satisfy ...

**Reducing System Power Consumption** Perhaps the most effective technique for ...

[www.insidedsp.com/features/showArticle.jhtml?articleID=21400746](http://www.insidedsp.com/features/showArticle.jhtml?articleID=21400746) - 40k - Apr 16,

2006 - [Cached](#) - [Similar pages](#)

[PDF] white paper-technical overview.qxd

File Format: PDF/Adobe Acrobat - [View as HTML](#)

**power consumption**. **Reducing clock** frequency alone doesn't necessarily **reduce power**, ... A common approach to **power reduction** is to first **increase** ...

[www.viragelogic.com/upload/documents/IP\\_Times\\_Low\\_Power.pdf](http://www.viragelogic.com/upload/documents/IP_Times_Low_Power.pdf) - [Similar pages](#)

Energy-Efficient System Architecture Aims to Improve System Energy ...

... slowing the **clock** rate for some components to **increase power** conversion

efficiency. Slowing the **clock** **reduces** the **power consumed** in the CMOS circuits, ...

[www.intel.com/technology/magazine/systems/eesa-0306.htm](http://www.intel.com/technology/magazine/systems/eesa-0306.htm) - 43k -

[Cached](#) - [Similar pages](#)

Intel386™ Processors - Overview

Powerdown disables the **clock** to both the CPU core and peripherals. In this mode, current **consumption** is **reduced** to a few microamps. The **power** management ...

[www.intel.com/design/intarch/intel386/index.htm](http://www.intel.com/design/intarch/intel386/index.htm) - 58k - [Cached](#) - [Similar pages](#)

[PDF] Adapting Processor Supply Voltage to Instruction-Level Parallelism

File Format: PDF/Adobe Acrobat - [View as HTML](#)

microprocessors is to **reduce** supply voltage and **clock** ... tural features which **reduce power consumption** do not. **increase** execution latency so much that ...

[www.cs.pitt.edu/PARTS/papers/koolchips00.pdf](http://www.cs.pitt.edu/PARTS/papers/koolchips00.pdf) - [Similar pages](#)

CSAIL Research Abstract

But the time slack obtained from pipelining can also be used to **reduce power consumption** by lowering supply voltage at a fixed **clock** frequency (Figure 2). ...